Branches - veryl-lang/veryl - CodSpeed

Blog Docs Changelog

752 total

0%

Multithread native test support#2402

24 hours ago

c5202b8

parallel_test

0%

Infer clock domain#2400

1 day ago

5b6ccc4

clock_domain_inference

-1%

Fix simulator bug#2401

1 day ago

26b88c2

sim_fix5

0%

Add multiple clock/reset support for native testbench#2399

1 day ago

aa8b297

multi_clock

+1%

FST support for native simulator#2396

1 day ago

acb94e1

fst_support

0%

Fix clock/reset VCD dump for comb-only logic#2397

1 day ago

6e8e7db

fix_clk_comb

0%

Fix simulator panic caused by array input#2395

1 day ago

c1682f9

fix_array_panic

0%

Add period support to clock_gen#2394

1 day ago

bd5d6ba

clock_period

0%

chore(deps): Bump gix from 0.80.0 to 0.81.0#2389

1 day ago

f339556

dependabot/cargo/gix-0.81.0

0%

chore(deps): Bump pulldown-cmark from 0.13.1 to 0.13.3#2390

1 day ago

f6c4d13

dependabot/cargo/pulldown-cmark-0.13.3

© 2026 CodSpeed Technology

Home Terms Privacy Docs