veryl-lang
veryl
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
Add derived clock support for simulator
#2679
Comparing
derive_clock
(
36cb081
) with
master
(
c178ca5
)
CodSpeed Performance Gauge
-1%
Untouched
6
Benchmarks
Mode
CPU Simulation
Wall Time
Memory
Status
Untouched
6 total
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
99.5 ms
99.4 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
135.5 ms
135.5 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
276.2 ms
276.7 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
295.8 ms
297.2 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
-1%
110 ms
111.3 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
-3%
36.1 ms
37.3 ms
Commits
Click on a commit to change the comparison range
Base
master
c178ca5
-0.85%
Add derived clock support for simulator
36cb081
4 days ago
by dalance
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs