Avatar for the veryl-lang user
veryl-lang
veryl
BlogDocsChangelog

Add derived clock support for simulator

#2679
Comparing
derive_clock
(
36cb081
) with
master
(
c178ca5
)
CodSpeed Performance Gauge
-1%
Untouched
6

Benchmarks

6 total
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
99.5 ms99.4 ms
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
135.5 ms135.5 ms
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
276.2 ms276.7 ms
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
295.8 ms297.2 ms
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
-1%
110 ms111.3 ms
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
-3%
36.1 ms37.3 ms

Commits

Click on a commit to change the comparison range
Base
master
c178ca5
-0.85%
Add derived clock support for simulator
36cb081
4 days ago
by dalance
© 2026 CodSpeed Technology
Home Terms Privacy Docs