veryl-lang
veryl
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Optimizations
Branches
Benchmarks
Runs
Performance History
Latest Results
fix(simulator): separate comparison operand and result signedness
tignear:fix/3457
6 minutes ago
fix: preserve expression signedness in simulation and synthesis
tignear:fix/3457
31 minutes ago
fix(analyzer): propagate expression signedness consistently
tignear:fix/3457
56 minutes ago
fix(analyzer): centralize system function return typing
tignear:fix/3457
3 hours ago
fix(analyzer): return signed integers from size queries
tignear:fix/3457
4 hours ago
Merge pull request #3471 from veryl-lang/perf/event-gate-plan-cost perf(simulator): plan event gates over each subtree's reads gathered once
master
9 hours ago
perf(simulator): plan event gates over each subtree's reads gathered once
perf/event-gate-plan-cost
9 hours ago
Merge pull request #3470 from veryl-lang/perf/analyze-dependency-cost perf(simulator): stop copying statement lists in analyze_dependency
master
9 hours ago
Latest Branches
CodSpeed Performance Gauge
0%
fix: correct signedness in system function expressions
#3472
36 minutes ago
323b945
tignear:fix/3457
CodSpeed Performance Gauge
0%
perf(simulator): plan event gates over each subtree's reads gathered once
#3471
3 days ago
91bb29d
perf/event-gate-plan-cost
CodSpeed Performance Gauge
0%
perf(simulator): stop copying statement lists in analyze_dependency
#3470
3 days ago
10dab63
perf/analyze-dependency-cost
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs