veryl-lang
veryl
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
Add define support for test
#2597
Merged
Comparing
sim_define
(
d7b40c2
) with
master
(
729a504
)
CodSpeed Performance Gauge
0%
Untouched
6
Benchmarks
Mode
CPU Simulation
Wall Time
Memory
Status
Untouched
6 total
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
+1%
250.6 ms
248.8 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
114.4 ms
114.4 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
35.3 ms
35.3 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
114.6 ms
114.7 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
96.1 ms
96.2 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
336.7 ms
337.1 ms
Commits
Click on a commit to change the comparison range
Base
master
729a504
+0.08%
Add define support for test
d7b40c2
7 days ago
by dalance
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs