veryl-lang
veryl
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
Add multiple clock/reset support for native testbench
#2399
Merged
Comparing
multi_clock
(
aa8b297
) with
master
(
5af5af4
)
CodSpeed Performance Gauge
0%
Untouched
6
Benchmarks
Mode
CPU Simulation
Wall Time
Memory
Status
Untouched
6 total
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
236.6 ms
235.8 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
34.1 ms
34.1 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
331 ms
331 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
93.7 ms
93.7 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
107.7 ms
107.7 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
108.1 ms
108.1 ms
Commits
Click on a commit to change the comparison range
Base
master
5af5af4
+0.05%
Add multiple clock/reset support for native testbench
aa8b297
1 day ago
by dalance
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs