veryl-lang
veryl
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
Fix clock/reset VCD dump for comb-only logic
#2397
Merged
Comparing
fix_clk_comb
(
6e8e7db
) with
master
(
65f2300
)
CodSpeed Performance Gauge
0%
Untouched
6
Benchmarks
Mode
CPU Simulation
Wall Time
Memory
Status
Untouched
6 total
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
109.1 ms
109.1 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
331.9 ms
331.8 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
93.4 ms
93.4 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
107.4 ms
107.4 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
35 ms
35 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
-1%
233.5 ms
235.8 ms
Commits
Click on a commit to change the comparison range
Base
master
65f2300
-0.16%
Fix clock/reset VCD dump for comb-only logic
6e8e7db
1 day ago
by dalance
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs