Avatar for the veryl-lang user
veryl-lang
veryl
BlogDocsChangelog

Fix clock/reset VCD dump for comb-only logic

#2397Merged
Comparing
fix_clk_comb
(
6e8e7db
) with
master
(
65f2300
)
CodSpeed Performance Gauge
0%
Untouched
6

Benchmarks

6 total
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
109.1 ms109.1 ms
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
331.9 ms331.8 ms
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
93.4 ms93.4 ms
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
107.4 ms107.4 ms
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
35 ms35 ms
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
-1%
233.5 ms235.8 ms

Commits

Click on a commit to change the comparison range
Base
master
65f2300
-0.16%
Fix clock/reset VCD dump for comb-only logic
6e8e7db
1 day ago
by dalance
© 2026 CodSpeed Technology
Home Terms Privacy Docs