veryl-lang
veryl
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
Add period support to clock_gen
#2394
Merged
Comparing
clock_period
(
bd5d6ba
) with
master
(
6eaa390
)
CodSpeed Performance Gauge
0%
Untouched
6
Benchmarks
Mode
CPU Simulation
Wall Time
Memory
Status
Untouched
6 total
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
lfsr256
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
+1%
35.2 ms
35 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
parse
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
93.6 ms
93.4 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
format
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
107.6 ms
107.4 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
counter
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
332.4 ms
331.8 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
wallace
crates/simulator/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
109.2 ms
109.1 ms
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
analyze
crates/tests/benches/benchmark.rs::benches::criterion_benchmark::throughput
CodSpeed Performance Gauge
0%
235.5 ms
235.5 ms
Commits
Click on a commit to change the comparison range
Base
master
6eaa390
+0.21%
Add period support to clock_gen
bd5d6ba
1 day ago
by dalance
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs