alloy-rs/ruint - CodSpeed

ruint

Blog Docs Changelog

Performance History

Latest Results

review: collapse _big shift guards into usize::try_from, fix zero overflow flag Per review: a shift amount that fails usize::try_from is necessarily > usize::MAX >= BITS, so the separate u64 narrowing and rhs >= BITS guard were redundant with overflowing_shl/shr's own handling. Also return !self.const_is_zero() instead of true on that path — shifting zero sheds no non-zero bits, so it must not report overflow. Renames the correctness_8_7_2026_* tests to regression_*. Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>

prestwich/fix-shift-overflow-flags

20 hours ago

refactor: gate open-coded eq/is_zero to riscv targets Per review: keep the PartialEq derive (and ==-based is_zero) on all other targets, where LLVM already lowers the array comparison optimally; only riscv32/riscv64 get the open-coded limb loops.

Qumeric:perf/inline-eq-iszero

5 days ago

docs: add agent guidelines (#618)

main

10 days ago

Merge branch 'main' into dani/agent-guidelines

dani/agent-guidelines

10 days ago

refactor: append decimal chunks as bytes

dani/uint-to-string

11 days ago

refactor: gate open-coded eq/is_zero to riscv targets Per review: keep the PartialEq derive (and ==-based is_zero) on all other targets, where LLVM already lowers the array comparison optimally; only riscv32/riscv64 get the open-coded limb loops.

Qumeric:perf/inline-eq-iszero

11 days ago

feat: make more Uint methods const (#614) * feat: make Uint methods const * refactor: reuse significant word count * fix: short-circuit limb overflow scan * refactor: reuse const u64 conversion * docs: add PR link to changelog entry Co-Authored-By: Claude Fable 5 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01UJ4S2Ns5cyvmkTFJ7mgrWE * docs: add agent guidelines * chore: move agent guidelines --------- Co-authored-by: James <james@prestwi.ch> Co-authored-by: Claude Fable 5 <noreply@anthropic.com>

main

11 days ago

refactor: gate open-coded eq/is_zero to riscv targets Per review: keep the PartialEq derive (and ==-based is_zero) on all other targets, where LLVM already lowers the array comparison optimally; only riscv32/riscv64 get the open-coded limb loops.

Qumeric:perf/inline-eq-iszero

11 days ago

Latest Branches

-11%

fix: overflowing_shl/overflowing_shr overflow-flag false negatives#603

10 days ago

274898a

prestwich/fix-shift-overflow-flags

-10%

perf: open-code Uint PartialEq and is_zero on riscv to avoid memcmp libcall#604

12 days ago

a586e43

Qumeric:perf/inline-eq-iszero

-10%

docs: add agent guidelines#618

10 days ago

96dd35f

dani/agent-guidelines

© 2026 CodSpeed Technology

Home Terms Privacy Docs