Branches - OpenMathLib/OpenBLAS - CodSpeed

Blog Docs Changelog

978 total

0%

Compute SBDOT in stack blocks instead of malloc'ing copies of x and y#6249

4 days ago

be327ee

apullin:sbdot-nomalloc

0%

RISC-V: seed extrema reductions from a valid input element#6225

7 days ago

dbeeea4

SmaCow666:fix/rvv-extrema-valid-seed

0%

riscv64: zgemm 8x4 zvl256b: use segment load/store for the C update#6218

9 days ago

c2a56e7

velonica0:openblas_zgemm_kernel_n

0%

riscv64: share one x load between two output columns in SGEMV_T (FP32)#6200

13 days ago

bdbfb04

Nizhenghang:riscv64-sgemv-t-two-column

0%

RISC-V: fix the strided loop of sum_vector.c (S/DSUM on RISCV64_ZVL256B)#6176

18 days ago

38c3a8c

HiderX:riscv-zvl256b-sum-stride

0%

RISC-V: faster DAMAX kernel for RISCV64_ZVL256B#6174

18 days ago

43ec337

HiderX:riscv-zvl256b-damax

0%

RISC-V: fix Inf in nrm2_rvv and use it for RISCV64_ZVL256B#6172

18 days ago

da4d081

HiderX:riscv-nrm2-rvv-inf

0%

arm64: keep d8-d15 live across the SME preprocess call in ssyrk/ssyr2k#6244

1 day ago

1cabd46

v-code01:arm64-ssyrk-d8-d15

0%

Apply the RISCV64 AXPY inc_y=0 accumulation fix to non-ZVL256B targets as well#6247

1 day ago

ede9ce8

martin-frbg:fixup6196

0%

Handle inc_y=0, inc_x !=1 in MIPS S/DAXPY#6246

1 day ago

8cf25fc

martin-frbg:fixup6242

© 2026 CodSpeed Technology

Home Terms Privacy Docs