DiamonDinoia
simdrng
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
Performance History
Latest Results
build: bump poet pin to current main; the previous SHA was force-pushed away The CodSpeed run on 545265d failed in CMake configure because GitHub no longer has commit 4e0c50b... in DiamonDinoia/poet (poet's main has moved on / been force-pushed). Update the pin to the current main tip and switch to GIT_SHALLOW NO so a SHA pin works reliably without depending on uploadpack.allowReachableSHA1InWant.
main
6 days ago
ci: let lcov ignore unresolved Catch2 header sources geninfo errored on a Catch2 internal header path it couldn't open (built from an amalgamated source). Widen --ignore-errors to source (missing files) and gcov (stdlib unexecuted-block warnings promoted to errors in lcov 2.x) so capture completes.
main
19 days ago
fix: scalar XoshiroScalar::long_jump used unsigned long on MSVC LLP64 The range-for was declared 'for (unsigned long i : LONG_JUMP)' but LONG_JUMP is uint64_t[]. On MSVC (LLP64) unsigned long is 32 bits, so each 64-bit polynomial constant was silently truncated, and the bit loop past b=31 did nothing. Scalar long_jump therefore produced a different state from SIMD long_jump, tripping testXoshiroSIMD's LONG JUMP check on Windows. jump()/mid_jump() already used 'auto' correctly; align long_jump() with them.
main
19 days ago
ci: fix coverage lcov, benchmarks publish script path, codspeed simulation - Coverage: pass --ignore-errors mismatch to lcov. geninfo rejects Catch2-macro-generated lines whose end-line metadata doesn't match gcov's; downgrade to a warning so capture still produces a report. - Benchmarks publish: the orphan-branch step wipes the tree, losing scripts/generate_charts.py. Stash the scripts dir to /tmp first and run the chart generator from there. - CodSpeed: switch runner mode from instrumentation (deprecated in v4) to simulation.
main
19 days ago
build: define __SSE2__ on MSVC so dispatch picks SSE2 baseline MSVC x64 is SSE2 baseline but (unlike gcc/clang) doesn't predefine __SSE2__, so the dispatch TU's guarded template instantiation fell through to the 'no SIMD instruction set enabled' #error.
main
19 days ago
ci: set CodSpeed action mode=instrumentation (required in v4)
main
19 days ago
Latest Branches
No pull requests found
As pull requests are created, their performance will appear here.
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs