jaemk
cached
Blog
Docs
Changelog
Blog
Docs
Changelog
Overview
Branches
Benchmarks
Runs
GitHub Actions run
CPU Simulation
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
14 days ago
b6cd624
20250525.sharded-cache
pull_request
Compare
Base
Search a run
Head
feat: sharded stores, Option/Result unification, edition 2024 (v2.0.0)
#264
20250525.sharded-cache
14 days ago
CPU Simulation
Compare
Suggested base runs:
Pull Request Base
•
Parent Commit
Mode
CPU Simulation
Wall Time
Memory
Status
Active
16 total
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
RwLock UnboundCache unsync read
benches/cache_benches.rs::benches::bench_lock_synchronization::Lock Contention & Synchronization
675.3 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
ExpiringLruCache hit (O(1))
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
526.1 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
LruTtlCache eviction overhead
benches/cache_benches.rs::benches::bench_eviction_overhead::Eviction & Capacity Limits
1.6 µs
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
ExpiringCache hit (O(1))
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
402.8 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
TtlCache insert (no eviction)
benches/cache_benches.rs::benches::bench_cache_misses_and_inserts::Cache Misses & Inserts
781.4 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
LruTtlCache insert (no eviction)
benches/cache_benches.rs::benches::bench_cache_misses_and_inserts::Cache Misses & Inserts
1.3 µs
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
LruCache hit
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
555.3 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
RwLock UnboundCache write lock read
benches/cache_benches.rs::benches::bench_lock_synchronization::Lock Contention & Synchronization
643.3 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
LruTtlCache hit (O(1))
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
1.2 µs
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
TtlCache hit (O(1))
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
995.3 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
UnboundCache insert
benches/cache_benches.rs::benches::bench_cache_misses_and_inserts::Cache Misses & Inserts
410.3 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
LruCache eviction overhead
benches/cache_benches.rs::benches::bench_eviction_overhead::Eviction & Capacity Limits
1.3 µs
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
TtlSortedCache hit
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
979.4 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
ExpiringCache insert
benches/cache_benches.rs::benches::bench_cache_misses_and_inserts::Cache Misses & Inserts
437.5 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
LruCache insert (no eviction)
benches/cache_benches.rs::benches::bench_cache_misses_and_inserts::Cache Misses & Inserts
853.3 ns
Uses the
CPU Simulation instrument
to collect CPU performance metrics.
UnboundCache hit
benches/cache_benches.rs::benches::bench_cache_hits::Cache Hits (O(1) Reads)
610.3 ns
© 2026 CodSpeed Technology
Home
Terms
Privacy
Docs